DEUCALION

HPC Software Portability: x86 to ARM

B. Malaca

INCD/Deucalion

malaca@di.uminho.pt





















Why try to port your code from x86 to ARM

Portability challenges you might face

Best practices (and things you can implement rapidly)

Conclusions

B. Malaca, Encontro RNCA 2024, 6 Nov 2024



New opportunities ARM

Chip Designers

Different motivations for choosing ARM:

- cost
- licensing
- independence
- geopolitics



HPC Engineers

Useful to embrace ARM: diversity of HPC systems, allowing for partitions tuned specifically for some applications:

- AI
- Finance
- CFD
- other HPC applications

In Deucalion we have 3 partitions, **ARM, x86** and a (smaller) **GPUaccelerated**

DEUCALION

Users


Users need to adapt their codes to take advantage of the available computing power (including on Deucalion)

First European Exascale computer will be ARM-based



ARM is not a uniform architecture






A64FX (Fujitsu)

Grace-Hopper (NVidia)

ARM chips share the same architecture and Instruction Set, meaning that efforts to optimize for a chip are portable to others

B. Malaca, Encontro RNCA 2024, 6 Nov 2024





Graviton (AWS)

Take full advantage of Deucalion!


ARM partition

1632 nodes

A64FX chip

32 GB High bandwidth HBM2 RAM (50% faster)

Access to optimized software



Porting your code to ARM lets you have access to the largest partition in Deucalion



DEUCALION

X86 partitions

500 nodes + 33 GPU nodes

2 x AMD EPYC 7742 per node (128 cores)

256 GB RAM

Access to optimized software


Portability

Compilation



Do you need new toolchains for the ARM architecture?

Can you install every dependency (HDF5, other libraries, etc.)




Running

Can you run your code?

Can you run it as fast as in other architectures (big focus on vectorization)?

Does it scale efficiently?




DEUCALION

Get the same results

Do you get precise bitwise reproducibility?

But...are the results comparable between different (or sometimes even the same) architectures?



Compilation is an easy step

A lot of applications have ARM-ready versions (OpenFOAM, HDF5, ScaLAPACK, Eigen, FFTW, GROMACS, etc.)

More than 500 modules now available in the ARM partition

Be reassured! You will be able to run your application in our ARM partition ③

But specific applications make it harder than others

B. Malaca, Encontro RNCA 2024, 6 Nov 2024

Specific issues that might arise

Select list of possible issues

• Inline assembly with no corresponding aarch64 inline assembly

DEUCALION

Example

```
/*main.c*/
int src = 1;
int dst;
asm ("mov %1, %0\n\t"
    "add $1, %0"
    : "=r" (dst)
    : "r" (src));
printf("%d\n", dst);
```

Specific issues that might arise

Select list of possible issues

- Inline assembly with no corresponding aarch64 inline assembly
- Assembly source files with no corresponding aarch64 files
- Missing aarch64 architecture detection in autoconf config.guess scripts, etc.
- Linking against libraries that are not available on the aarch64 architecture
- Use of architecture specific intrinsics (more on that later)

DEUCALION

Example

/*main.c*/

/*This does not exist for ARM
chips!*/

#include <immintrin.h>

Specific issues that might arise

Select list of possible issues

- Inline assembly with no corresponding aarch64 inline assembly
- Assembly source files with no corresponding aarch64 files
- Missing aarch64 architecture detection in autoconf config.guess scripts, etc.
- Linking against libraries that are not available on the aarch64 architecture
- Use of architecture-specific intrinsics (more on that later)
- Preprocessor errors that trigger when compiling on aarch64
- Compiler specific code guarded by compiler specific pre-defined macros


DEUCALION

Example

```
/*main.c*/
/*This does not support a Fujitsu
compiler!*/
#if defined(__GNUC__)
/* gcc /*
   #define VAR A
#if defined (__INTEL_LLVM_COMPILER)
   /* Intel icc */
   #define VAR B
#else
   #error Not supported!
#endif
```


GCC or Fujitsu? It depends

A lot of effort has been put into open-source compilers (e.g., GNU's gcc) so they can match well with proprietary compilers (Fujitsu's fcc)



For 99% of modules, there is not a significant performance increase. We maintain and support software stacks that benefit from using Fujitsu's toolchain


Vectorization with diagrams



B. Malaca, Encontro RNCA 2024, 6 Nov 2024


DEUCALION

Vector Registers (512 bits)



Vectorization with diagrams

Scalar Registers (64 bits)



ARM vs Intel

The A64FX chip has a bigger instruction latency than the x86 equivalent but a larger vector register (512 compared with 128 bits)

Vector instructions (SIMD: Single Instruction Multiple Data) are individually slower to compute but get better overall throughput


Some ARM considerations

The A64FX supports both ARM Neon and SVE instructions. Neon only supports **128-bit** vectors. SVE supports different-sized vectors **(up to 2048 bits – A64FX has 512 bits)**

Most of the ARM chips support Neon, but only a few support SVE (including A64FX)

DEUCALION

Vector Registers (512 bits)






Accessing Neon (128 bits) in ARM

simde Public

Implementations of SIMD instruction sets for systems which don't natively support them.

 \bigcirc C $\cancel{1}$ 2,360 $\cancel{1}$ MIT $\cancel{2}$ 247 \bigcirc 126 (18 issues need help) $\cancel{1}$ 7 Updated 2 weeks ago

SIMDe allows to easily implement Neon vectorization from intel intrinsics



If you already implemented SIMD code for x86 architectures, you could easily port it to ARM Neon



DEUCALION



Optimized code for ARM


/*header file*/

/*Natively substitute every Intel

#ifndef SIMDE ENABLE NATIVE ALIASES #define SIMDE ENABLE NATIVE ALIASES

#include "simde/simde/x86/sse.h" #include "simde/simde/x86/sse3.h"

Example: OSIRIS



OSIRIS

OSIRIS is a well-known open-source code for plasma physics, with a large user base


Lack of native vectorization for ARM overcome using SIMDe

Multiple OSIRIS-based projects running on ARM at Deucalion

Improvement of 8-20% by using SIMDe directly on the source code!

DEUCALION

B. Malaca



Improvements after SVE (512 bits)


GROMACS supports compilation with both Neon and SVE vectorization


With more general Neon vectorization				With specific SVE vectorization					
User example				User ex	ample				
Time:	Core t (s) 8184.525 (ns/day)	Wall t (s) 170.513 (hour/ns)	(%) 4799.9		Time:	Core t (s) 6381.780 (ns/day)	Wall t (s) 132.957 (hour/ns)	(%) 4799.9	
Performance:	50.681	0.474		Perfor	mance:	64.996	0.369		
water-cut1.0_G	MX50_bare be	enchmark		water-c	utl.0_G	MX50_bare be	nchmark		
Time:	Core t (s) 4940.566 (ns/day)	102.930	(응) 4799.9		Time:	Core t (s) 2903.855 (ns/day)	60.499	(%) 4799.8	
	0.841	28.535		Perform		1.431	16.772		

Even after getting Neon to work, you can expect tens of percent speedup after supporting SVE in our ARM partition

Other tips for efficient A64FX use

Unroll and interleave leads to more instructions per clock cycle





Unrolling loops does not automatically lead to better performance




DEUCALION

After unrolling

Other tips for efficient A64FX use

Unroll and interleave leads to more instructions per clock cycle



After unrolling and interleaving

f	r (-	int	- i=	= 0 ·	; i<
	-				
	int	5 0	20 =	= 6	a[i]
	int	2 0	:1 =	= 6	a[i+
	с0	=	с0	+	1;
	c1	=	c1	+	1;
	с0	=	с0	+	2;
	c1	=	c1	+	2;
	с0	=	с0	+	3;
	c1	=	c1	+	3;
	с0	=	с0	+	4;
	c1	=	c1	+	4;
	a [:	i]	= (20;	:
	a [:	i+1	_] =	= (c1;
}					
L					

Unrolling loops and interleaving instructions tends to improve performance quite a bit



DEUCALION

<N-1; i+=2) { ; +1];

Other tips for efficient A64FX use

Speedups with little effort

In some use cases the speedup for unrolling (stride=3) and interleaving was about 30% (mostly from out-of-order execution)

Other optimization studies refer that in nested loops you should have a bigger inner loop.


It takes a village

You can get a list of a lot of different optimizations performed by HPC users at: https://www.hpci-office.jp/en/events/seminars

Next one on 27th November about LAMMPS


*Gilles Gouaillardet, https://www.hpci-office.jp/documents/meeting_A64FX/220727/GROMACS_A64fx.pdf

DEUCALION Unrolling and interleaving (stride 2) Unrolling and interleaving (stride 3) Unrolling and interleaving (stride 4)



Comparison with x86


All comparisons are made with the same number of cores. Even though memory access is faster with the A64FX, the clock speed of the x86 is 70% faster.



We routinely see 2-3x slower per-core performance on the ARM nodes, with better performances in memory-bound, optimized codes (particularly in AI)


DEUCALION

Pytorch (AI)



ARM 2-10x faster than x86. 1 GPU is equivalent to 15-20 ARM nodes

Useful communities





Simpler way of installing scientific software with the proper flags

Automatic creation of modules, able to install several versions of the same software easily



Streams scientific code directly to any machine

User can use a code without having any knowledge about the specific hardware architecture

More than tools, these are excellent (and active!) communities that you should take advantage of!

DEUCALION



EESShttps://epicure-hpc.eu/events

Useful communities



Webinar: Streaming Optimised Scientific Software: an Introduction to EESSI

Start 2:00 15/11/2024 End 3:30 15/11/2024

More than tools, these are excellent (and active!) communities that you should take advantage of!

B. Malaca, Encontro RNCA 2024, 6 Nov 2024




https://epicure-hpc.eu/events

Location Online




Use all of Deucalion!





Some tricks to get ARM vectorization

/*Natively substitute every Intel instruction*/ #ifndef SIMDE_ENABLE_NATIVE_ALIASES #define SIMDE ENABLE NATIVE ALIASES #endif



DEUCALION

Vectorization is the biggest challenge

$$x_2 + y_2$$
 $x_3 + y_3$ $x_4 + y_4$
 $x_6 + y_6$ $x_7 + y_7$ $x_8 + y_8$

It takes a village!

Contact us!



https://www.macc.fccn.pt



in

https://x.com/minhoacc

https://www.linkedin.com/company/minhoacc





















